Cisco Memoir 1R1W Memory IP Core for SRAM DatasheetA datasheet that describes an IP core that wraps around standard IBM one-port SRAM1D macros to support two-port functionality. The core appears to the user as a full-featured two-port read-write memory block with a simple, pipelined SRAM interface.
|